The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation

Logic synthesis is a crucial phase in the circuit design process, responsible for transforming hardware description language (HDL) designs into optimized netlists. However, traditional logic synthesis methods are computationally intensive, restricting their iterative use in refining chip designs. Recent advancements in large language models (LLMs), particularly those fine-tuned on programming languages, present a promising alternative. This work proposes augmenting LLMs with predictor networks trained to estimate circuit quality directly from HDL code. To enhance performance, the model is regularized using embeddings from graph neural networks (GNNs) trained on Look-Up Table (LUT) graphs, thereby incorporating lower-level circuit insights. The proposed method demonstrates superior performance compared to existing graph-based RTL-level estimation techniques on the established benchmark OpenABCD, while providing instant feedback on HDL code quality.

@article{moravej2025_2411.00843,
  title={ The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation },
  author={ Reza Moravej and Saurabh Bodhe and Zhanguang Zhang and Didier Chetelat and Dimitrios Tsaras and Yingxue Zhang and Hui-Ling Zhen and Jianye Hao and Mingxuan Yuan },
  journal={arXiv preprint arXiv:2411.00843},
  year={ 2025 }
}