Accelerating GenAI Workloads by Enabling RISC-V Microkernel Support in IREE

This project enables RISC-V microkernel support in IREE, an MLIR-based machine learning compiler and runtime. The approach begins by enabling the lowering of MLIR linalg dialect contraction ops to linalg.mmt4d op for the RISC-V64 target within the IREE pass pipeline, followed by the development of optimized microkernels for RISC-V. The performance gains are compared with upstream IREE andthis http URLfor the Llama-3.2-1B-Instruct model.