ResearchTrend.AI
  • Communities
  • Connect sessions
  • AI calendar
  • Organizations
  • Join Slack
  • Contact Sales
Papers
Communities
Social Events
Terms and Conditions
Pricing
Contact Sales
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2026 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 1710.04094
  4. Cited By
Validation of hardware events for successful performance pattern
  identification in High Performance Computing

Validation of hardware events for successful performance pattern identification in High Performance Computing

11 October 2017
Thomas Röhl
Jan Eitzinger
G. Hager
G. Wellein
ArXiv (abs)PDFHTML

Papers citing "Validation of hardware events for successful performance pattern identification in High Performance Computing"

1 / 1 papers shown
Level-based Blocking for Sparse Matrices: Sparse Matrix-Power-Vector
  Multiplication
Level-based Blocking for Sparse Matrices: Sparse Matrix-Power-Vector MultiplicationIEEE Transactions on Parallel and Distributed Systems (TPDS), 2022
C. Alappat
G. Hager
Olaf Schenk
G. Wellein
97
12
0
03 May 2022
1
Page 1 of 1