The implementation of a Deep Recurrent Neural Network Language Model on a Xilinx FPGA

Re-assign community