Reconfigurable Low-latency Memory System for Sparse Matricized Tensor
Times Khatri-Rao Product on FPGA

Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA

18 September 2021

Sasindu Wijeratne

Rajgopal Kannan

Viktor Prasanna

ArXiv (abs)PDF HTML

Papers citing "Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA"

Title
No papers