Papers
Communities
Events
Blog
Pricing
Search
Open menu
Home
Papers
2109.14520
Cited By
Improving DRAM Performance, Security, and Reliability by Understanding and Exploiting DRAM Timing Parameter Margins
29 September 2021
Jeremie S. Kim
Re-assign community
ArXiv
PDF
HTML
Papers citing
"Improving DRAM Performance, Security, and Reliability by Understanding and Exploiting DRAM Timing Parameter Margins"
1 / 1 papers shown
Title
QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips
Ataberk Olgun
Minesh Patel
A. G. Yaglikçi
Haocong Luo
Jeremie S. Kim
Nisa Bostanci
Nandita Vijaykumar
Oguz Ergin
O. Mutlu
25
61
0
19 May 2021
1