ResearchTrend.AI
  • Papers
  • Communities
  • Events
  • Blog
  • Pricing
Papers
Communities
Social Events
Terms and Conditions
Pricing
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2025 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 2211.05838
  4. Cited By
DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to
  Easily Test State-of-the-art DRAM Chips

DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips

10 November 2022
Ataberk Olgun
Hasan Hassan
A. G. Yaglikçi
Yahya Can Tugrul
Lois Orosa
Haocong Luo
Minesh Patel
Oguz Ergin
O. Mutlu
ArXivPDFHTML

Papers citing "DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips"

7 / 7 papers shown
Title
Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
Haocong Luo
Ismail Emir Yüksel
Ataberk Olgun
A. Giray Yağlıkçı
O. Mutlu
39
1
0
20 Mar 2025
RowPress Vulnerability in Modern DRAM Chips
RowPress Vulnerability in Modern DRAM Chips
Haocong Luo
Ataberk Olgun
A. Giray Yağlıkçı
Yahya Can Tugrul
Steve Rhyner
Meryem Banu Cavlak
Joel Lindegger
Mohammad Sadrosadati
Onur Mutlu
15
4
0
23 Jun 2024
DRAM-Profiler: An Experimental DRAM RowHammer Vulnerability Profiling
  Mechanism
DRAM-Profiler: An Experimental DRAM RowHammer Vulnerability Profiling Mechanism
Ranyang Zhou
Jacqueline T. Liu
Nakul Kochar
Sabbir Ahmed
Adnan Siraj Rakin
Shaahin Angizi
23
0
0
29 Apr 2024
Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental
  Characterization and Analysis
Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis
˙Ismail Emir
Yüksel Yahya Can
Tu˘grul Ataberk
Olgun F. Nisa
Bostancı A. Giray Ya˘glıkçı
Geraldo F. Oliveira
Haocong Luo
Juan Gómez Luna
Mohammad Sadrosadati
Onur Mutlu
48
15
0
28 Feb 2024
HiRA: Hidden Row Activation for Reducing Refresh Latency of
  Off-the-Shelf DRAM Chips
HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips
A. G. Yaglikçi
Ataberk Olgun
Minesh Patel
Haocong Luo
Hasan Hassan
Lois Orosa
Oguz Ergin
O. Mutlu
27
42
0
21 Sep 2022
BlockHammer: Preventing RowHammer at Low Cost by Blacklisting
  Rapidly-Accessed DRAM Rows
BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows
A. G. Yaglikçi
Minesh Patel
Jeremie S. Kim
Roknoddin Azizi
Ataberk Olgun
...
Jisung Park
Konstantinos Kanellopoulos
Taha Shahroodi
Saugata Ghose
O. Mutlu
47
139
0
11 Feb 2021
SynCron: Efficient Synchronization Support for Near-Data-Processing
  Architectures
SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures
Christina Giannoula
Nandita Vijaykumar
Nikela Papadopoulou
Vasileios Karakostas
Ivan Fernandez
Juan Gómez Luna
Lois Orosa
N. Koziris
G. Goumas
O. Mutlu
80
82
0
19 Jan 2021
1