 Translating Common Security Assertions Across Processor Designs: A RISC-V Case StudyInternational Symposium on Circuits and Systems (ISCAS), 2025 |
 RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on
HDL Code GenerationDesign, Automation and Test in Europe (DATE), 2024 |
