ResearchTrend.AI
  • Papers
  • Communities
  • Events
  • Blog
  • Pricing
Papers
Communities
Social Events
Terms and Conditions
Pricing
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2025 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 2504.19099
  4. Cited By
VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction

VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction

27 April 2025
N. Wang
Bingkun Yao
Jie Zhou
Yuchen Hu
Xi Wang
Nan Guan
Zhe Jiang
ArXivPDFHTML

Papers citing "VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction"

Title
No papers