VerilogLAVD: LLM-Aided Rule Generation for Vulnerability Detection in Verilog

Re-assign community