ResearchTrend.AI
  • Papers
  • Communities
  • Events
  • Blog
  • Pricing
Papers
Communities
Social Events
Terms and Conditions
Pricing
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2025 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 1703.01457
  4. Cited By
Chain-NN: An Energy-Efficient 1D Chain Architecture for Accelerating
  Deep Convolutional Neural Networks

Chain-NN: An Energy-Efficient 1D Chain Architecture for Accelerating Deep Convolutional Neural Networks

4 March 2017
Shihao Wang
Dajiang Zhou
Xushen Han
T. Yoshimura
    3DV
ArXivPDFHTML

Papers citing "Chain-NN: An Energy-Efficient 1D Chain Architecture for Accelerating Deep Convolutional Neural Networks"

9 / 9 papers shown
Title
Seculator: A Fast and Secure Neural Processing Unit
Seculator: A Fast and Secure Neural Processing Unit
Nivedita Shrivastava
S. Sarangi
AAML
31
3
0
19 Apr 2022
Memory-Efficient CNN Accelerator Based on Interlayer Feature Map
  Compression
Memory-Efficient CNN Accelerator Based on Interlayer Feature Map Compression
Zhuang Shao
Xiaoliang Chen
Li Du
Lei Chen
Yuan Du
Weihao Zhuang
Huadong Wei
Chenjia Xie
Zhongfeng Wang
13
26
0
12 Oct 2021
Power-Based Attacks on Spatial DNN Accelerators
Power-Based Attacks on Spatial DNN Accelerators
Ge Li
Mohit Tiwari
Michael Orshansky
38
8
0
28 Aug 2021
GPTPU: Accelerating Applications using Edge Tensor Processing Units
GPTPU: Accelerating Applications using Edge Tensor Processing Units
Kuan-Chieh Hsu
Hung-Wei Tseng
34
27
0
22 Jun 2021
Communication Lower Bound in Convolution Accelerators
Communication Lower Bound in Convolution Accelerators
Xiaoming Chen
Yinhe Han
Yu Wang
18
29
0
08 Nov 2019
Full-stack Optimization for Accelerating CNNs with FPGA Validation
Full-stack Optimization for Accelerating CNNs with FPGA Validation
Bradley McDanel
Shanghang Zhang
H. T. Kung
Xin Dong
MQ
25
2
0
01 May 2019
Software-defined Design Space Exploration for an Efficient DNN
  Accelerator Architecture
Software-defined Design Space Exploration for an Efficient DNN Accelerator Architecture
Y. Yu
Yingmin Li
Shuai Che
N. Jha
Weifeng Zhang
20
22
0
18 Mar 2019
Packing Sparse Convolutional Neural Networks for Efficient Systolic
  Array Implementations: Column Combining Under Joint Optimization
Packing Sparse Convolutional Neural Networks for Efficient Systolic Array Implementations: Column Combining Under Joint Optimization
H. T. Kung
Bradley McDanel
Shanghang Zhang
35
133
0
07 Nov 2018
Recent Advances in Convolutional Neural Network Acceleration
Recent Advances in Convolutional Neural Network Acceleration
Qianru Zhang
Meng Zhang
Tinghuan Chen
Zhifei Sun
Yuzhe Ma
Bei Yu
36
348
0
23 Jul 2018
1