DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model

VLM
Re-assign community