ResearchTrend.AI
  • Papers
  • Communities
  • Events
  • Blog
  • Pricing
Papers
Communities
Social Events
Terms and Conditions
Pricing
Parameter LabParameter LabTwitterGitHubLinkedInBlueskyYoutube

© 2025 ResearchTrend.AI, All rights reserved.

  1. Home
  2. Papers
  3. 2308.00708
  4. Cited By
VeriGen: A Large Language Model for Verilog Code Generation

VeriGen: A Large Language Model for Verilog Code Generation

28 July 2023
Shailja Thakur
Baleegh Ahmad
Hammond Pearce
Benjamin Tan
Brendan Dolan-Gavitt
Ramesh Karri
S. Garg
ArXivPDFHTML

Papers citing "VeriGen: A Large Language Model for Verilog Code Generation"

23 / 23 papers shown
Title
Deep Representation Learning for Electronic Design Automation
Deep Representation Learning for Electronic Design Automation
Pratik Shrestha
Saran Phatharodom
Alec Aversa
David Blankenship
Zhengfeng Wu
Ioannis Savidis
22
0
0
04 May 2025
LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs
LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs
Baleegh Ahmad
Hammond Pearce
Ramesh Karri
Benjamin Tan
34
0
0
30 Apr 2025
LIFT: LLM-Based Pragma Insertion for HLS via GNN Supervised Fine-Tuning
LIFT: LLM-Based Pragma Insertion for HLS via GNN Supervised Fine-Tuning
Neha Prakriya
Zijian Ding
Yizhou Sun
Jason Cong
21
0
0
29 Apr 2025
ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
Haiyan Qin
Zhiwei Xie
Jingjing Li
Liangchen Li
Xiaotong Feng
J. Liu
Wang Kang
OffRL
LRM
104
0
0
20 Apr 2025
Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
Haiyan Qin
Jiahao Feng
Xiaotong Feng
Wei W. Xing
Wang Kang
27
0
0
20 Apr 2025
SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning
SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning
Yiting Wang
Wanghao Ye
Ping Guo
Yexiao He
Z. Wang
...
Sihan Chen
Ankur Srivastava
Qingfu Zhang
Gang Qu
Ang Li
38
0
0
14 Apr 2025
VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding
Zeng Wang
Minghao Shao
M. Nabeel
P. Roy
Likhitha Mankali
Jitendra Bhandari
Ramesh Karri
Ozgur Sinanoglu
Muhammad Shafique
J. Knechtel
65
0
0
17 Mar 2025
ResBench: Benchmarking LLM-Generated FPGA Designs with Resource Awareness
ResBench: Benchmarking LLM-Generated FPGA Designs with Resource Awareness
Ce Guo
Tong Zhao
61
1
0
11 Mar 2025
TPU-Gen: LLM-Driven Custom Tensor Processing Unit Generator
Deepak Vungarala
Mohammed E. Elbtity
Sumiya Syed
Sakila Alam
Kartik Pandit
Arnob Ghosh
Ramtin Zand
Shaahin Angizi
31
1
0
07 Mar 2025
AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies
Jian Gao
Weidong Cao
Junyi Yang
Xuan Zhang
42
2
0
28 Feb 2025
The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation
The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation
Reza Moravej
Saurabh Bodhe
Zhanguang Zhang
Didier Chetelat
Dimitrios Tsaras
Yingxue Zhang
Hui-Ling Zhen
Jianye Hao
M. Yuan
50
1
0
17 Feb 2025
A Survey of Research in Large Language Models for Electronic Design Automation
A Survey of Research in Large Language Models for Electronic Design Automation
Jingyu Pan
Guanglei Zhou
Chen-Chia Chang
Isaac Jacobson
Jiang Hu
Y. Chen
67
2
0
17 Jan 2025
Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
Large Language Model Inference Acceleration: A Comprehensive Hardware Perspective
Jinhao Li
Jiaming Xu
Shan Huang
Yonghua Chen
Wen Li
...
Jiayi Pan
Li Ding
Hao Zhou
Yu Wang
Guohao Dai
57
15
0
06 Oct 2024
VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool
VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool
Chia-Tung Ho
Haoxing Ren
Brucek Khailany
44
13
0
15 Aug 2024
LLMs and the Future of Chip Design: Unveiling Security Risks and
  Building Trust
LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
Zeng Wang
Lilas Alrahis
Likhitha Mankali
J. Knechtel
Ozgur Sinanoglu
36
9
0
11 May 2024
API Pack: A Massive Multi-Programming Language Dataset for API Call Generation
API Pack: A Massive Multi-Programming Language Dataset for API Call Generation
Zhen Guo
Adriana Meza Soria
Wei Sun
Yikang Shen
Rameswar Panda
ELM
ALM
47
1
0
14 Feb 2024
Configuration Validation with Large Language Models
Configuration Validation with Large Language Models
Xinyu Lian
Yinfang Chen
Runxiang Cheng
Jie Huang
Parth Thakkar
Minjia Zhang
Tianyin Xu
11
10
0
15 Oct 2023
SCAR: Power Side-Channel Analysis at RTL-Level
SCAR: Power Side-Channel Analysis at RTL-Level
Amisha Srivastava
Sanjay Das
Navnil Choudhury
Rafail Psiakis
Pedro Henrique Silva
Debjit Pal
Kanad Basu
24
8
0
10 Oct 2023
GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
GPT4AIGChip: Towards Next-Generation AI Accelerator Design Automation via Large Language Models
Yonggan Fu
Yongan Zhang
Zhongzhi Yu
Sixu Li
Zhifan Ye
Chaojian Li
Cheng Wan
Ying Lin
35
60
0
19 Sep 2023
Chip-Chat: Challenges and Opportunities in Conversational Hardware
  Design
Chip-Chat: Challenges and Opportunities in Conversational Hardware Design
Jason Blocklove
S. Garg
Ramesh Karri
Hammond Pearce
38
168
0
22 May 2023
ZeRO-Offload: Democratizing Billion-Scale Model Training
ZeRO-Offload: Democratizing Billion-Scale Model Training
Jie Ren
Samyam Rajbhandari
Reza Yazdani Aminabadi
Olatunji Ruwase
Shuangyang Yang
Minjia Zhang
Dong Li
Yuxiong He
MoE
160
413
0
18 Jan 2021
The Pile: An 800GB Dataset of Diverse Text for Language Modeling
The Pile: An 800GB Dataset of Diverse Text for Language Modeling
Leo Gao
Stella Biderman
Sid Black
Laurence Golding
Travis Hoppe
...
Horace He
Anish Thite
Noa Nabeshima
Shawn Presser
Connor Leahy
AIMat
248
1,986
0
31 Dec 2020
Megatron-LM: Training Multi-Billion Parameter Language Models Using
  Model Parallelism
Megatron-LM: Training Multi-Billion Parameter Language Models Using Model Parallelism
M. Shoeybi
M. Patwary
Raul Puri
P. LeGresley
Jared Casper
Bryan Catanzaro
MoE
243
1,817
0
17 Sep 2019
1